

IN THE U.S. PATENT AND TRADEMARK OFFICE
Patent Application Transmittal Letter

ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): ☒ Utility ☐ Design

☒ original patent application,

☐ continuation-in-part application

JC564 U.S. PTO
09/491900
01/27/00

INVENTOR(S): M. Jason Welch et al

TITLE: A Method Of Integrated Circuit Construction With Port Alignment And Timing Signal Buffering Within A Common Area

Enclosed are:

- ☒ The Declaration and Power of Attorney. ☒ signed ☐ unsigned or partially signed
☒ 4 sheets of drawings (one set) ☐ Associate Power of Attorney
☐ Form PTO-1449 ☐ Information Disclosure Statement and Form PTO-1449
☐ Priority document(s) ☐ (Other) (fee \$)

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY				
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) TOTALS
TOTAL CLAIMS	20 — 20	0	X \$18	\$ 0
INDEPENDENT CLAIMS	3 — 3	0	X \$78	\$ 0
ANY MULTIPLE DEPENDENT CLAIMS	0		\$260	\$ 0
BASIC FEE: Design \$310.00); Utility \$690.00)				\$ 690
TOTAL FILING FEE				\$ 690
OTHER FEES				\$
TOTAL CHARGES TO DEPOSIT ACCOUNT				\$ 690

Charge \$ 690 to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EL 511 540 699 US

Date of Deposit 1/27/00

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.

By Kimberly D. Taylor
Typed Name: Kimberly D. Taylor

Respectfully submitted,

M. Jason Welch et al

By Cynthia S Mitchell

Attorney/Agent for Applicant(s)

Reg. No. 36,081

Date: Jan. 26, 2000

Telephone No.: (970) 679-3136

**A METHOD OF INTEGRATED CIRCUIT CONSTRUCTION WITH
PORT ALIGNMENT AND TIMING SIGNAL
BUFFERING WITHIN A COMMON AREA**

TECHNICAL FIELD

The present invention is generally related to an integrated circuit having provisions for aligning ports developed using different layout methodologies and, more particularly, to an integrated system and method for aligning ports and providing for signal buffering within a common area of integrated circuit real estate.

BACKGROUND OF THE INVENTION

It is common in integrated circuit design for various methodologies to be utilized in laying out the signal wiring, or routing, which forms signal paths for signals to travel. Unfortunately, because of the inherent differences in these methodologies, it is common for there to be resulting mismatches in port alignments. As a result, the ports on various blocks of circuitry on an integrated circuit may not precisely line up for easy and direct interconnection. Thus, efforts must be taken to provide for an interface to link the different pieces of circuitry. This typically entails additional wiring to link the mis-aligned ports.

In order to combat the degradation in signal quality due to long signal paths, it is common to buffer the signals in order to retain proper signal timing and amplitude. Buffering of signals has typically been carried out separately from providing for linking

of mis-aligned ports. This has resulted in integrated circuit real estate being utilized separately for aligning mis-aligned ports and for providing for appropriate buffering. As integrated circuit real estate is typically at a premium, addressing these two issues separately has meant greater usage of integrated circuit real estate.

5 Fig. 1 illustrates an example of two sets of ports from separate blocks of circuitry on an integrated circuit 200. Here it can be seen that a first set of ports 10, 11, 12 and 13 are located in a one area 1 on the integrated circuit 200. A second set of ports 14, 15, 16 and 17 are provided in a separate area 2 of integrated circuit 200. It will be noted that ports 10 and 14 represent a signal path A; that ports 11 and 15 represent a signal path B; that ports 12 and 16 represent a signal path C and that ports 13 and 17 represent a signal path D. Axes 100, 101, 102 and 103 help to show that the above pairs of ports do not directly align with one another.

10 With reference to Fig. 2 one typical technique of aligning ports is shown. Here a linking area 25 is utilized wherein bridge traces 20, 21, 22 and 23 are used to connect a first set of ports (ports 10, 11, 12 and 13, respectively) with a second set of ports (ports 14, 15, 16 and 17 respectively), via wiring traces (30, 31, 32 and 33 respectively) and signal buffering blocks (40, 41 42 and 43 respectively) in common area 35. The use of linking area 25 to provide for bridging traces 20, 21, 22 and 23 separate from common area 35 requires consumption of integrated circuit real estate which could otherwise be devoted to other purposes. This is expensive and wasteful, particularly with complex integrated circuits in which thousands upon thousands of semiconductor gates are implemented on the integrated circuit.

Thus, a heretofore unaddressed need exists in the industry to address the
aforementioned deficiencies and inadequacies.

SUMMARY OF THE INVENTION

5 The present invention provides an integrated system and method for aligning mis-
aligned ports within an integrated circuit designed using various layout methodologies.

Briefly described, in architecture, the system can be implemented as follows.

There is provided an output port for transmitting a signal to a second port. The second
port is designed to receive the signal. There is provided an alignment link for electrically
10 connecting the first port with the second port. The alignment link is made up of a signal
buffer for buffering a signal traveling along the alignment link between the first port and
the second port.

The present invention can also be viewed as providing a method for aligning ports
in an integrated circuit. In this regard, the method can be broadly summarized by the
15 following steps: extending a first port from one area into a common area; extending a
second port from another area into the common area; linking the first port to the second
port within the common area via an alignment link composed of a wiring trace and a
signal buffer.

Other features and advantages of the present invention will become apparent to
20 one with skill in the art upon examination of the following drawings and detailed
description. It is intended that all such additional features and advantages be included
herein within the scope of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.

FIG. 1 is a diagram illustrating mis-aligned ports.

FIG. 2 is a diagram illustrating a typical technique of aligning mis-aligned ports.

FIG. 3 is a diagram illustrating an integrated circuit in accordance with the present invention.

FIG. 4 is a diagram illustrating multiple-levels of integrated circuit real estate.

DETAILED DESCRIPTION

The present invention is directed to an integrated circuit wherein provisions for aligning ports developed using different layout methodologies share common areas of integrated circuit real estate with buffering circuitry used to buffer signals so as to prevent degradation of signal quality.

Fig. 3 illustrates an integrated circuit 200 in accordance with the present invention. As shown by Fig. 3, there is provided a common area 35, a first area 1 and a second area 2. Each of these areas represents separate non-overlapping areas of real estate on the integrated circuit. There are provided a set of output ports 10, 11, 12 and 13

in first area 1. These output ports represent outputs for one block of circuitry. A second set of ports 14, 15, 16 and 17 are provided in a second area 2. These ports represent input ports to a second block of circuitry on integrated circuit 200. It should be noted that output ports 10, 11, 12 and 13, as well as input ports 14, 15, 16 and 17 could be implemented as bi-directional bus connections. Output ports 10, 11, 12 and 13 are extended directly into common area 35. Common area 35 is a multilevel area of real estate in which signal buffering blocks 40, 41, 42 and 43 are provided on a semiconductor level, while wiring traces 30, 31, 32 and 33 are provided on a wiring level. Output ports 10, 11, 12 and 13 are each electrically connected to input ports 14, 15, 16 and 17, respectively, via an alignment link. This alignment link is made up of a wiring trace and a buffer block. More particularly, output ports 10, 11, 12 and 13 are connected via wiring traces 30, 31, 32 and 33, respectively and buffering blocks 40, 41, 42 and 43 respectively. In short, each alignment link is composed of a wiring trace and a buffering block, all of which are located within the common area 35. Common area 35 is preferably arranged so as to allow for placement of both wiring traces and buffering blocks (circuitry) within the common area, one on top of the other.

Buffering blocks 40, 41, 42 and 43 are designed to maintain the signal quality of the signal as it passes from the output ports 10, 11, 12 and 13 to the input ports 14, 15, 16 and 17 respectively. More particularly, signal timing accuracy is maintained by virtue of the signal buffering blocks 40, 41, 42 and 43. This is most important where output ports 10, 11, 12 and 13 are a substantial distance from ports 14, 15, 16 and 17 in relation to the overall circuit areas. A substantial distance in this context would typically be any

distance which would negatively impact signal quality as it travels from one set of ports to the another and would typically be viewed by one skilled in the art as requiring buffering to avoid signal degradation.

Fig. 4 illustrates integrated circuit real estate. Here there are shown multiple levels of real estate. There is provided semiconductor level 52 on which semiconductor features are located. There is also provided a wiring level 1 (51) and a wiring level 2 (50). Wiring traces are located on the wiring levels.

It should be emphasized that the above-described embodiments of the present invention, particularly, any “preferred” embodiments, are merely possible examples of implementations, merely set forth for a clear understanding of the principles of the invention. Many variations and modifications may be made to the above-described embodiment(s) of the invention without departing substantially from the spirit and principles of the invention. All such modifications and variations are intended to be included herein within the scope of the present invention and protected by the following claims.

CLAIMS:

What is claimed:

- 1 1. An integrated circuit comprising:
2 a first port for outputting a signal;
3 a second port for receiving said signal;
4 an alignment link for electrically connecting said first port with said second port;
5 and
6 said alignment link comprises a signal buffer for buffering a signal traveling along
7 said alignment link between said first port and said second port.
- 1 2. An integrated circuit according to claim 1 wherein said alignment link
2 further comprise a wiring trace.
- 1 3. An integrated circuit according to claim 1 wherein said alignment link
2 comprises a common area of integrated circuit real estate.
- 1 4. An integrated circuit according to claim 1 wherein said first port is located
2 in a first area of integrated circuit real estate.

1 5. An integrated circuit according to claim 1 wherein said second port is
2 located in a second area of integrated circuit real estate.

1 6. An integrated circuit according to claim 1 wherein said integrated circuit
2 real estate comprises multi-levels.

1 7. An integrated circuit according to claim 6 wherein said multi-levels
2 comprise a semiconductor level and a wire tracing level.

1 8. An integrated circuit according to claim 7 wherein said semiconductor
2 level comprises said signal buffer.

1 9. An integrated circuit according to claim 7 wherein said wire-tracing level
2 comprises said first port and said second port.

1 10. An integrated circuit according to claim 9 wherein said wire-tracing level
2 comprises a plurality of levels.

1 11. A method of aligning ports in an integrated circuit comprising the steps of:
2 extending a first port from one area into a common area;
3 extending a second port from a second area into said common area; and
4 linking said first port to said second port within said common area via an
5 alignment link wherein said alignment link comprises a wiring trace and a signal buffer.

1 12. A method of aligning ports in an integrated circuit according to claim 11
2 wherein said common area comprises a multi level area.

1 13. A method of aligning ports in an integrated circuit according to claim 12
2 wherein said multi-level area comprises a wiring level and a semiconductor level.

1 14. A method of aligning ports in an integrated circuit according to claim 13
2 wherein said semiconductor level comprises said signal buffer.

1 15. A method of aligning ports in an integrated circuit according to claim 13
2 wherein said wiring level comprises said wiring trace.

1 16. A method of aligning ports in an integrated circuit according to claim 11
2 wherein said first area and said second area are at a substantial distance from each other
3 relative to overall integrated circuit real estate.

1 17. An integrated circuit comprising :
2 a first port for outputting a signal;
3 a second port for receiving said signal; and
4 an alignment means for electrically connecting said first port with said second
5 port.

1 18. An integrated circuit according to claim 17 wherein said alignment means
2 comprises a wiring trace and signal buffering circuitry.

1 19. An integrated circuit according to claim 18 wherein said wiring trace and
2 said signal buffering circuitry occupy a common area of integrated circuit real estate.

1 20. An integrated circuit according to claim 19 wherein said first port and said
2 second port are located at a substantial distance to each other relative to overall integrated
3 circuit real estate.




FIG.1

PRIOR ART




FIG. 2
PRIOR ART




FIG. 3

FIG. 4 is a perspective view of a semiconductor device 100 in accordance with an embodiment of the present invention. The device 100 includes a semiconductor layer 10, a first wiring layer 20, a second wiring layer 30, and a passivation layer 40. The semiconductor layer 10 is a substrate layer. The first wiring layer 20 is a wiring layer formed on the semiconductor layer 10. The second wiring layer 30 is a wiring layer formed on the first wiring layer 20. The passivation layer 40 is a protective layer formed on the second wiring layer 30. The device 100 is a semiconductor device.




FIG. 4

**DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**ATTORNEY DOCKET NO. 10991989-1

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

A Method Of Integrated Circuit Construction With Port Alignment And Timing Signal Buffering Within A Common Area

the specification of which is attached hereto unless the following box is checked:

() was filed on _____ as US Application Serial No. or PCT International Application Number _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES: _____ NO: _____
			YES: _____ NO: _____

Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

APPLICATION SERIAL NUMBER	FILING DATE

U. S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (patented/pending/abandoned)

POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Customer Number **022878**Place Customer
Number Bar Code
Label here

Send Correspondence to:
AGILENT TECHNOLOGIES
 Legal Department, 51UPD
 Intellectual Property Administration
 P.O. Box 58043
 Santa Clara, California 95052-8043

Direct Telephone Calls To:

Cynthia S Mitchell
 (970) 679-3136

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Inventor: **M. Jason Welch**Citizenship: **US**Residence: **2939 Sunstone Drive Ft. Collins CO 80525**Post Office Address: **Same as residence**

M. Jason Welch
 Inventor's Signature

1/20/00
 Date

**DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION (continued)**

ATTORNEY DOCKET NO. 10991989-1

Full Name of # 2 joint inventor: Paul D Nuber Citizenship: US

Residence: 1107 Twinberry Court Ft Collins CO 80525

Post Office Address: Same as residence

Inventor's Signature: Paul D Nuber Date: 1/20/2000

Full Name of # 3 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 4 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 5 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 6 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 7 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 8 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____